ABSTRACT High-frequency pulsating dc-link inverter has higher power density than the conventional fixed dc-link inverter (FDCLI), and more complicate modulation methods owing to the coupling between the front end and the last stage links. This paper analyzes the zero portion effects on the output voltage of the railway auxiliary inverter with pulsating dc-link based on the approximately independent hybrid modulation technique, and proposes a carrier phase-shift optimization strategy. Average mathematical models of output voltage are built, and Fourier series of the voltage difference is derived for further analysis. The output voltage performances under different conditions are compared in time-domain simulation. The results of simulation and experiments show that the proposed phase-shift approach reduces the zero portion effects and performs as well as that of FDCLI.
I. INTRODUCTION
DC-AC converters with isolation transformers are widely applied in on-board auxiliary inverters for rail vehicles, where high power density and long life cycle are required [1] - [5] . With the development of semiconductor devices and magnetic materials, the topology based on high-frequency isolation is gradually replacing that using line-frequency isolation. It reduces the weight and volume of energy-storing components, hence the power density of the system increases. In conventional fixed DC-link inverter (FDCLI), the voltage across DC-link is often obtained by a low-pass filter, which is connected after the DC-DC converter and consists of highfrequency inductors and large-capacity capacitors. In order to improve the power density to a higher level, a new topology called pulsating DC-link inverter (PDCLI) is proposed in [6] and [7] .
A typical topology of PDCLI applied in railway auxiliary inverters is shown in Fig.1 , which includes a high-frequency DC-DC converter which uses a high-frequency transformer for isolation, a three-phase voltage source inverter (3-VSI) and a three phase low-pass filter (LPF). The LPF after the DC-DC converter is removed, which reduces the order of the system [8] , and implies that the operational life span and reliability of PDCLI are no longer affected by the inductor and capacitor of LPF [9] - [11] . But the leakage inductance of isolated transformers could cause voltage spikes on the secondary side semiconductors, snubbers must be used to overcome it [2] . The topology of PDCLI ensures higher efficiency, less weight and more modularity of the isolated DC-AC.
Without LPF, the DC-Link voltage after DC-DC conversion has high-frequency pulses. Due to the coupling between the front-end and last stage switching network (i.e. between the DC-DC converter and the 3-VSI), it is not applicable in this case to use the conventional scheme where all the switching networks operate regardless of the external coupling relationships. Then an approximately independent hybrid modulation (AI-HM) scheme is proposed in [12] , where the front-end DC-DC converter works under quasi-180 • square modulation scheme, and the 3-VSI uses conventional sinusoidal PWM (SPWM) scheme (as explained in [13] ). Further more, to improve the system performance, M. Sharifzadeh et al. proposed a SHM-SHE-pulseamplitude modulation strategy to demonstrate a significant improvement in the harmonic content of output voltage waveform [14] , [15] ; soft-switching condition in [16] is provided to increase the efficiency and performance of the converter without using any auxiliary circuits; and the authors of [8] and [17] used interesting two-reference dual three-pulse modulation (DTPM) for front-end converter and 33% modulation for next stage six-pack inverter to produce three-phase output and improve the efficiency, but the overall inverter has to be considered as a single unit and the two stages function in synchronism, and additional commutation semi-conductors instead of diodes are needed for pulsating dc link.
On the other hand, dead time is necessary in DC-DC triggering signals to avoid leg shoot through, or the duty cycle of DC-DC switching devices can be varied to regulate DC output voltage, both devices in the same leg will be shut off and the output voltage after rectifying is zero. Define the zone with zero output voltage to be zero portion (ZP). For PDCLI modulated by AI-HM, the existence of ZP would finally affect output voltage of 3-VSI in terms of harmonics, DC voltage utilization and DC bias [12] , [18] . The increase of ZP width will deteriorate these problems. The offset and voltage distortion of 3-VSI output are discussed in [19] , which are caused by zero voltage recess in DC-Link. However, this approach is not applicable in the case of PDCLI due to its inherent coupling between ZP distribution and 3-VSI modulation scheme. The authors of [20] analyzed the commutation of PDCLI the harmonic distortion of 3-VSI output and how the distortion can be compensated. The compensation is based on saw tooth carrier modulation, which can be readily realized digitally but results in high harmonics. Meanwhile, it did not consider the improvement of other properties. To solve this problem, [20] proposed a subsection compensation strategy of modulated wave, which alleviates the effect of ZP in a wide range of modulation index. Although the strategy shows obvious improvements, there is an upper limit of the compensation signal. When the amplitude of superimposed compensation signal on the modulated wave exceeds this limit, the output voltage quality of 3-VSI is affected by the existence of nonlinear modulation or over modulation.
To develop a suitable optimization strategy for PDCLI modulated by AI-HM, this paper proposes a carrier phaseshift optimization strategy and is organized as follows. Section II analyzes the impacts of ZP on 3-VSI output, then carrier phase shift optimization strategy is developed. And an average mathematical model of 3-VSI output is built, together with the Fourier analysis of the voltage difference. In Section III the main characteristics of the output voltage under different ZPs are compared in time-domain simulations. The results of simulations and experiments are presented and discussed in Section IV. Conclusions are given in Section V.
II. ANALYSIS AND OPTIMIZATION OF ZERO PORTION EFFECTS A. ANALYSIS OF ZP EFFECTS BASED ON AI-HM
Define P as a frequency difference factor between u c1 and u c2 , where u c1 and u c2 is the triangle carrier used in the modulation of DC-DC converter and 3-VSI, respectively:
where f o is the fundamental frequency of 3-phase output voltage. N c1 , N c2 are the carrier frequency ratios and f c1 , f c2 are the carrier frequencies of DC-DC converter and 3-VSI, respectively. vertexes of triangle carrier. IPs are decided by the pulsating voltages (the narrowest pulses), such as IP1 and IP2 in Fig.2 . The phase-to-phase output voltages are not affected when ZP of DC-Link voltages are located in EPs.
Ideal portion does not exist in the phase output voltage of 3-VSI, because of its inherent two-level nature. Therefore, ZP of DC-Link voltage would surely affect phase output voltage of 3-VSI, as is shown in the shadow areas of u a , u b and u c in Fig.2 . As for the line output voltages, by choosing a proper P value and thus relocating the ZPs in IPs, the effect of ZP can be eliminated. As is shown in Fig.2 , with P = 2, there are four ZPs in each carrier period, and the number of IP is not enough. When P is a reciprocal of an integer, i.e., f c2 is integral multiple of f c1 , all ZPs would fall into IPs.
However, the phase voltage quality is essential for a system with single-phase load, and phase harmonics are also key in the design of output filter. Therefore, this paper focuses on the phase voltage instead of the line voltage. In order to reduce the influence of ZPs on the phase output voltage, f c1 and f c2 should be selected carefully so that P is a reciprocal of an integer. Moreover, other measures such as phase shift could be taken so that ZPs can fall into IPs. In this paper, considering generality, P = 1 in this case. In order to simplify the analysis, quasi-180 • square modulation is applied to the half-bridge DC-DC converter and only ZP effect caused by dead time is taken into account.
B. AVERAGE MATHEMATICAL MODEL OF OUTPUT VOLTAGE WITHOUT OPTIMIZATION
Define V dc as the DC input voltage, N as the transformer's ratio, k as the real-time value of modulation wave for 3-VSI, T 1 and T 2 as the carrier periods of DC-DC converter and 3-VSI, respectively, T 0 as the fundamental period of 3-VSI. Taking phase a of FDCLI as an example, the average of output phase voltage over one carrier period (T 2 ) according to Fig. 2 is given as
However, the existence of ZP in DC-Link voltage causes u a T 2 to change, which is relevant with the difference between f c1 and f c2 and the real-time value of 3-VSI modulation wave.
Before taking any measure of optimization, the following assumptions are made for the simplification of analysis:
-With different values of P, the point where the carriers of DC-DC converter and 3-VSI coincide is always at the negative peak; -The segmented ZPs are distributed evenly in the positive and negative region of phase voltage; Fig. 3 shows four typical voltage waveforms of phase a with different k values when P = 1. Since dead time zone is often generated from the time delay on the rising edge of triggering signals of IGBTs in the same leg [19] , the areas of ZPs start from the time spot of carrier zero crossing. In Fig.3 , t z is the duration of ZP, α is the ratio of t z to the carrier period of 3-VSI (T 2 ).
It can be seen from 
C. AVERAGE MATHEMATICAL MODEL OF OUTPUT VOLTAGE WITH PHASE-SHIFT OPTIMIZATION
According to the analysis based on Fig. 2 , the influence of ZPs on the output voltage could be reduced by the careful configuration of the phase difference between carriers of DC-DC converter and 3-VSI. Therefore, if the number of ZPs that are distributed in the positive voltage region inside T 2 equals to that distributed in the negative region, the influence of ZPs is minimized. This paper proposes an optimization scheme, where the ZPs are distributed evenly in positive and negative voltage region by shifting the phase of 3-VSI carrier.
As shown in Fig.4 , by phase shifting the ZPs can be evenly distributed in the both sides of the negative peak of 3-VSI voltage. In this case, the phase-shift is ϕ = (1/2 + t z /T 1 ) π, which is not related to the value of P. After phase shift, CPs only exist when the value of k is big enough. It is clear with further analysis of Fig. 4 that CPs are distributed symmetrically about the peak of carrier at a time distance of t z /2, and |k| = 1 − 2α. Taking the CPs as a reference, the average output voltages under all the circumstances can be written as
By comparing (3) and (4), it is clear that the influence of ZPs on average output voltage is reduced, and is eliminated when k ∈ [−1+2a, 1-2a). Moreover, ZPs can only be divided when the value of k is big enough. In this case, ZPs are located in the IPs of 3-VSI, i.e., in the zero vector voltage, which helps the realization of soft switching of DC-DC converter.
D. FOURIER ANALYSIS OF VOLTAGE DIFFERENCE AFTER OPTIMIZATION
The average mathematical model offers intuitive explanation of the instantaneous effect of ZPs in one carrier period on output voltage. However, the model fails to explain the effect of ZPs in one modulation wave period. Here, the analytical mathematical model based on the Fourier series of f (t) is utilized for analysis, which is the time-varying function of output voltage bias and can be expressed as
where f o (t) is the time-varying function of FDCLI output voltage, and f a (t) is the time-varying function of PDCLI output voltage. Fig. 5 shows the waveform of output voltage bias after being optimized with the carrier's phase shift according to Fig. 4 . For simplification, only the case of N c2 = 8 is discussed here, where N c2 is a multiple of four and the negative peak of the carrier shares the same phase angle with the modulation wave (sinusoidal) of phase a.
According to the Fourier series, the output voltage bias in Fig. 5 can be expressed by the sum of its harmonic contents as
where n is the order of harmonics, ω is the fundamental frequency of output voltage in rad/s. ZP will not be segmented when |k| ≤ (1 − 2α), and the voltage difference is distributed evenly in the positive and negative parts, which is called half-cycle symmetry. The Fourier coefficients are as follow
Which shows that under these circumstances DC bias does not exist, so is the case of sinusoidal harmonic component. However, the phase and amplitude of cosine component are affected by ZPs, and the effect is related to the value of α.
The Fourier series of DC bias becomes complex because ZPs are segmented when 1 > |k| > (1 − 2α), as shown in Fig.5 . Under this circumstance, the voltage difference is quarter-cycle symmetrical and there is no cosine component in Fourier series (i.e. a n = 0). Then the Fourier coefficients can be rewritten as (8) . Where M is modulation index, n is odd, q is the number of half-period between the positive peak of the carrier and π/2 or the negative peak of the carrier and 3π/2. k q is the amplitude of modulation wave at the peak of the q th carrier. b n1 corresponds to the voltage difference where ZPs are not segmented, and b n2 corresponds to the voltage difference where ZPs are segmented.
It can be seen from a 0 that the deviation of DC voltage offset is no longer zero and is decided by the width difference of ZPs that are segmented near π/2 and 3π/2. However, the areas near π/2 and 3π/2 are very small, therefore the resulting VOLUME 5, 2017 deviation of DC voltage offset is not large, especially in the cases with a small modulation index. It can also be observed from the characteristic comparison and experimental results given in the following part.
The deviation of DC voltage offset is affected greatly by ZPs that are not segmented, which could be seen in b n . The value of b n1 is not very large because ZP width is very small. The effect of segmented ZPs is also not very serious. The segmentation is generated on the carrier's peak after phase shift, which is also in the IP of phase voltage. This implies that deviation harmonics of voltage bias could be reduced by carrier's phase shift.
Nonetheless, after the carrier's phase shift, the DC bias of voltage difference still exists but the offset value is not very large, and the harmonics of segmented regions are not seriously affected by ZPs. It should be noted that only the qualitative analysis is provided above on the timevarying function and mechanism of the voltage difference caused by each ZP alone. Different kinds of ZPs are actually included in one fundamental period, so that the actual combined action is more complex. Quantitative analysis and comparison are carried out with time-domain simulation results.
III. COMPARISON OF OUTPUT PERFORMANCES WITH ZERO PORTION
To judge globally the effect of carrier phase-shift and ZP on AC phase output voltage, the following comparison between system characteristics with and without carrier phase-shift is carried out in terms of integral harmonic performance, DC voltage utilization ratio, and DC bias. The simulation and calculation of carrier phase-shift scheme is under P = 1, t z = 10µs and different ZP widths.
A. COMPARISON OF TOTAL HARMONICS
Weighted total harmonic distortion (WTHD) [14] is adopted to judge the effect of harmonics of different order with higher accuracy. Fig. 6 shows the variation curve of WTHD against M.
It can be seen from Fig. 6 (a) that ZP affects greatly the harmonic performance of output voltage, which is improved greatly after being optimized by carrier phase-shift and thus becomes similar with that without ZPs.
The effect of varying ZP width on harmonic performance of output voltage is shown in Fig. 6(b) . WTHD decreases with the increase of ZP width when M < (1 − 2α). WTHD increases with the increase of ZP width when M > (1 − 2α), and the turning point moves forward gradually. It could be observed that WTHD is reduced below that without ZP when M is relatively small. This is unreasonable. Further comparison of simulation data reveals that very few sideband harmonics could increase or decrease, which is caused by the fact that pulse number in the sequence is increased due to the output voltage segmented by ZPs. The increased pulse number then increases calculation error greatly, and the sensitivity of WTHD against M is too high, therefore WTHD is abnormally reduced. However, this phenomenon does not affect the analysis of the WTHD resulted from ZPs.
B. COMPARISON OF DC VOLTAGE UTILIZATION RATIO
Given that k udc is the DC voltage utilization ratio of V ob , which is fundamental wave amplitude, to a half of DC-Link voltage, i.e. k udc = V ob / V dc/4N . The calculation result is shown in Fig. 7 .
It can be seen from Fig. 7 (a) that k udc is reduced by ZPs, and is increased with carrier phase-shift, which is similar with the case without ZPs. Fig. 7(b) shows the k udc with different ZP widths. ZP width variation has nearly no effect onk udc when M < (1 − 2α), while the negative discrepancy of k udc increases gradually with the increase of ZP width when M > (1 − 2α), and the turning point moves forward gradually, too.
C. COMPARISON OF DC BIAS
Given that the DC bias (symbolized by k bdc is calculated by the ratio of V obdc , which is DC bias of phase voltage, to half of DC-Link voltage, i.e. k bdc = V obdc /(V dc /4N ), the calculation result is shown in Fig. 8 .
It can be seen from Fig. 8(a) that k bdc is increased by ZPs, and is reduced with carrier phase-shift, which is similar with the case without ZPs. Fig. 8(b) shows that average DC bias over one modulation period is basically zero when M < (1 − 2α) and with carrier phase-shift, due to the fact that the ZPs in positive and negative voltage regions are symmetrical. ZPs begin to be segmented when M > (1−2α), but don't affect k bdc seriously. In other words, carrier phase-shift strategy could improve harmonic performance of output voltage when certain distribution condition of ZP is satisfied, so is the case of DC voltage utilization ratio and DC bias. By these means, the problem caused by ZPs is eliminated to some extent, and the realization of soft-switching of DC-DC converter is easier.
IV. SIMULATION AND EXPERIMENTAL VALIDATION
The power circuit model and control layout of PDCLI are built in MATLAB, and a prototype system with P = 1 is also settled in the lab to verify the the analysis and optimization strategy. The parameters used in simulation and field experiment are listed in table 1.
A. SIMULATION VALIDATION
The simulation is carried out mainly when M = 0.5 and 0.9. For convenience, the amplitudes of output voltages under these two M values are kept substantially similar by adjusting the input voltages to different values. The filter parameters are also the same in both cases, hence
Here gives the simulation results of M = 0.5 for example. Fig. 9(a) shows the simulation result without any optimization strategy, and Fig. 9(b) shows the result with carrier phase shift optimization. Table 2 and Table 3 shows the comparison results among different control methods and different load types, respectively.
From the simulation results, it can be concluded that ZPs obviously affect the amplitude and harmonic characteristics of the output voltage, especially in the case when M is relatively smaller. The optimization of carrier phase-shift reduces the ZP effect on output voltage, and the performance of the output voltage is improved greatly. Take M = 0.5 as an example, the amplitude is increased to 357.8V and THD reduced to 3.376%, which are quite similar with the case without ZPs. It can also be derived from Table 3 that after phase-shift optimization, the THD of phase voltage would not become worse under different load types with different power factors; but the amplitude will be boosted under loads of very According to IEC61287-1 and other related railway standards, 30% and 70% dynamic load test can be performed and the result is given in Fig. 10 . It can also be seen that the system performances very well for dynamic load with variation of 70%.
The simulation results validate theoretical analysis, the accuracy of mathematical model, the rationality of ZP effect analysis, and the practicability of carrier phase-shift strategy.
B. EXPERIMENTAL VALIDATION
A test system using existing components as shown in Fig. 11 is built in lab, which is equipped with digital control layout with DSP. The DC-DC converter consists of IGBTs, high-frequency rectifying diodes, and ferrite-core transformer. The 3-VSI consists of IPM with existing output LC filter of L f = 1.3mH and C f = 50µF. Fig. 12 and Fig. 13 give the experimental waveforms with carrier phase-shift optimization, and Table 4 shows the comparative results. Fig. 12 shows the typical triggering waveform with carrier phase-shift optimization strategy. In this case, the ZPs are distributed symmetrically in positive and negative voltage regions over one carrier period of T 2 . Fig. 13(a) and Fig. 13(b) shows the 3-phase output voltage waveforms and harmonic spectrum of PDCLI without and with optimization, respectively. The 3-phase output voltage waveforms and harmonic spectrum are improved greatly with optimization than that without optimization. The voltage RMS value is increased to 220.1V, and THD is reduced to 2.6%, which are very similar with the case without ZPs and thus validates the proposed optimization scheme.
The system efficiency under given power is also compared with that of FDCLI and shown in Fig. 14 . It can be derived that the efficiency controlled by the proposed AI-HM PDCLI is higher than that of FDCLI within the whole input DC voltage range: at least 2% at the worst case with low input voltage. It can also be seen that the efficiency of the proposed PDCLI increases, while the efficiency of FDCLI decreases as the V dc increases. For the proposed PDCLI, the driving pulses of front-end DC-DC don't change to regulate the DC-link voltage that the DC-DC loss keeps nearly stable; which results the amplitude increasing of the pulsating DC-link voltage, and the on-state loss reducing of the 3-VSI. Then the overall efficiency increases. But for FDCLI, the loss of 3-VSI will keep stable for the stable DC-link voltage, but as the input voltage increases, the switching loss increases, which is greater than the decreasing of on-state loss, so the overall efficiency is reduced.
V. CONCLUSION
This paper analyzes the mechanism of the ZP effects on the output voltage of the AI-HM-based railway auxiliary inverter with pulsating DC-link, an optimization strategy of carrier phase-shift is proposed to reduce the influence of ZPs. The following conclusions are drawn from the average mathematical model of output voltage, the Fourier series of voltage bias, time-domain simulation results and experimental results:
-The proposed PDCLI is simplified by eliminating the LPF, and no additional commutation semi-conductors are needed, the efficiency and output voltage performance is improved by using carrier phase-shift to the simple AI-HM for railway auxiliary inverters. And as the V dc increases, the efficiency of the proposed PDCLI increases, while the efficiency of FDCLI decreases.
-ZPs affect harmonic contents of output voltage seriously, and affect DC voltage utilization ratio and DC bias to some extent.
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